“PCI-SIG Developers Conference 2017 - PCI-SIG®, the organization responsible for the widely adopted PCI Express® (PCIe®) industry-standard input/output (I/O) technology, today announced the release of the PCI Express 4.0, Revision 0.9 Specification, supporting 16GT/s data rates, flexible lane width configurations and speeds for high-performance, low-power applications. The ubiquitous PCIe I/O architecture continues to outpace other interconnect technologies in terms of market share, capacity and bandwidth – doubling per-pin bandwidth while maintaining full backwards compatibility. “I’m pleased to say that the PCIe 4.0 specification is feature complete and going through final IP review,” said Al Yanes, PCI-SIG Chairman and President. “We extended the original timeline to adhere to our meticulous specification review process that has made PCIe technology so successful. We are confident that the PCIe architecture is sound for the foreseeable future and ready for the next generation of high-performance bandwidth.” Originating as the cornerstone for I/O connectivity in personal computing, the PCIe architecture has become the interconnect of choice for the expansive server and storage market. More recently, the PCIe architecture has also evolved into the backbone for the proliferating cloud ecosystem and served as the I/O attach point in mobile, IoT, networking and external I/O connectors. The PCIe 4.0 architecture is poised to continue its evolution in delivering power-efficient performance. New functional enhancements include, extended tags and credits for service devices, reduced system latency, lane margining, superior RAS capabilities, scalability for added lanes and bandwidth, as well as improved I/O virtualization and platform integration.”
Related Content
Related Posts:
- SK hynix Unveils Highest-Performing SSD for AI PCs at NVIDIA GTC 2024
- AMD Expands Ryzen Embedded Processor Family for High-Performance Industrial Automation, Machine Vision and Edge Applications
- AMD Extends 3rd Gen EPYC CPU Lineup to Deliver New Levels of Value for Mainstream Applications
- Arm Extends Cortex-M Portfolio to Bring AI to the Smallest Endpoint Devices
- Brand-New Snapdragon 7-Series Mobile Platform Provides Remarkable Performance and Power Efficiency with First-in-Tier Features
- Intel Gaudi AI Accelerator Gains 2x Performance Leap on GPT-3 with FP8 Software
- Microchip Introduces Industry’s Most Complete Solution for 800G Active Electrical Cables (AECs) Used for Generative AI Networks
- Microchip Unveils New Standard of Enhanced Code Security With the PIC18-Q24 Family of MCUs
- Micron First to Enable Ecosystem Partners With the Fastest, Lowest Latency High-Capacity 128GB RDIMMs Using Monolithic 32Gb DRAM
- Nexperia’s first SiC MOSFETs raise the bar for safe, robust and reliable power switching in industrial applications