“Leti, a CEA Tech institute, today announced it has developed a new on-chip communications system to improve high-performance computing (HPC) that is faster and more energy efficient than current solutions and is compatible with 3D architectures. Leti researchers, working in the frame of IRT Nanoelec, boosted computing power and slashed energy consumption by stacking chips on top of each other in a single enclosure, or by placing the chips side by side on a silicon interposer. The chips, which have progressed from demonstrator to fabrication-ready, exchange data via a new communications network that is part of the network on chip (NoC) called 3D-NoC.”
Related Content
Related Posts:
- AMD Expands Ryzen Embedded Processor Family for High-Performance Industrial Automation, Machine Vision and Edge Applications
- AMD Extends 3rd Gen EPYC CPU Lineup to Deliver New Levels of Value for Mainstream Applications
- Arm Extends Cortex-M Portfolio to Bring AI to the Smallest Endpoint Devices
- Brand-New Snapdragon 7-Series Mobile Platform Provides Remarkable Performance and Power Efficiency with First-in-Tier Features
- Intel Gaudi AI Accelerator Gains 2x Performance Leap on GPT-3 with FP8 Software
- Microchip Introduces Industry’s Most Complete Solution for 800G Active Electrical Cables (AECs) Used for Generative AI Networks
- Microchip Unveils New Standard of Enhanced Code Security With the PIC18-Q24 Family of MCUs
- Micron First to Enable Ecosystem Partners With the Fastest, Lowest Latency High-Capacity 128GB RDIMMs Using Monolithic 32Gb DRAM
- Nexperia’s first SiC MOSFETs raise the bar for safe, robust and reliable power switching in industrial applications
- Nordic completes world’s first silicon-to-cloud locationing solution using Wi-Fi, cellular IoT, and GNSS