“Leti, a CEA Tech institute, today announced it has developed a new on-chip communications system to improve high-performance computing (HPC) that is faster and more energy efficient than current solutions and is compatible with 3D architectures. Leti researchers, working in the frame of IRT Nanoelec, boosted computing power and slashed energy consumption by stacking chips on top of each other in a single enclosure, or by placing the chips side by side on a silicon interposer. The chips, which have progressed from demonstrator to fabrication-ready, exchange data via a new communications network that is part of the network on chip (NoC) called 3D-NoC.”
Related Content
Related Posts:
- AMD Expands EPYC CPU Portfolio to Bring New Levels of Performance and Value for Small and Medium Businesses
- Intel’s Lunar Lake Processors Arriving Q3 2024
- Lattice Introduces Advanced 3D Sensor Fusion Reference Design for Autonomous Applications
- Microchip Adds 12 Products to its Wireless Portfolio to Further Reduce Barriers to Bluetooth® Integration for Designers at Every Skill Level
- Microchip Expands its Radiation-Tolerant Microcontroller Portfolio with the 32-bit SAMD21RT Arm® Cortex®-M0+ Based MCU for the Aerospace and Defense Market
- New demonstration board from STMicroelectronics kickstarts dual-motor designs for advanced industrial and consumer products
- New wireless-charging boards from STMicroelectronics for industrial, medical, and smart-home applications
- Radiation-Tolerant DC-DC 50-Watt Power Converters Provide High-Reliability Solution for New Space Applications
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V® Architecture for Space Applications
- SK hynix Develops Next-Gen Mobile NAND Solution ZUFS 4.0