“Leti, a CEA Tech institute, today announced it has developed a new on-chip communications system to improve high-performance computing (HPC) that is faster and more energy efficient than current solutions and is compatible with 3D architectures. Leti researchers, working in the frame of IRT Nanoelec, boosted computing power and slashed energy consumption by stacking chips on top of each other in a single enclosure, or by placing the chips side by side on a silicon interposer. The chips, which have progressed from demonstrator to fabrication-ready, exchange data via a new communications network that is part of the network on chip (NoC) called 3D-NoC.”
Related Content
Related Posts:
- Automotive DC motor pre-driver from STMicroelectronics simplifies EMI optimization and saves power
- Integrated Actuation Power Solution Aims to Simplify Aviation Industry’s Transition to More Electric Aircraft
- Microchip Brings Enhanced Code Protection and up to 15W of Power Delivery to its USB Microcontroller Portfolio
- Microchip Technology Expands Its Serial SRAM Portfolio to Larger Densities and Increased Speeds
- Micron First to Production of 200+ Layer QLC NAND in Client and Data Center
- New Renesas MCUs with High-Resolution Analog and Over-the-Air Update Support Help Customer Systems Conserve Energy
- NXP Breaks Through Integration Barriers for Software-Defined Vehicle Development with Open S32 CoreRide Platform
- onsemi Launches Next-Generation Electrochemical Sensor Solution for Industrial, Environmental and Healthcare Applications
- Renesas Introduces New Entry-Level RA0 MCU Series with Best-in-Class Power Consumption
- Renesas’ New FemtoClock™ 3 Timing Solution Delivers Industry’s Lowest Power and Leading Jitter Performance of 25fs-rms